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The electronic assembly considered in this study is an infrared (IR) detector 
consisting of different layers, including (111) CdHgTe and (100) silicon single 
crystals. The processing steps and the low working temperature (77 K) induce 
thermomechanical stresses that can affect the reliability of the thin and brittle 
CdHgTe detection circuit and lead to failure. These residual stresses have 
been quantified in both CdHgTe and silicon circuits at room temperature 
(293 K) and cryogenic temperature using x-ray diffraction. A specific experi- 
mental device has been developed for 77 K measurements and a method 
developed for single-crystal analysis has been adapted to such structures 
using a laboratory four-circle diffractometer. This paper describes the 
methodology to obtain the deformed lattice parameter and compute the strain/ 
stress tensors. Whereas the stresses in the CdHgTe layer appear to be nega- 
tive at room temperature (compressive values), cryogenic measurements show 
a tensile biaxial stress state of about 30 MPa and highlight the great impact of 
low temperature on the mechanical properties. 
Key words: Semiconductor compounds, x-ray diffraction, cryogenic 
temperature, residual stresses, thermomechanical processing 
INTRODUCTION 
Nowadays, industrial sectors (health, energy, 
defence and aerospace) innovations are dependent 
on the microelectronic industry which has to deal 
with ever more strenuous requirements in terms of 
high performance and minimum dimensions. To 
meet the steadily growing demand, 3D integration 
is a promising solution. In this architecture, chips of 
different natures performing various functions in 
the system are stacked and interconnected verti- 
cally. However, extreme thermomechanical stresses 
are generated during the processing steps and at 
the working temperature (77 K) due to the multi- 
layer architecture as well as the presence of hetero- 
geneous and brittle materials. Expansion coefficient 
mismatches, temperature gradients,  misalignment 
and other process factors lead to assembly warpage 
which can affect the chips’ reliability and service 
life. In addition, stress and strain modify the 
crystallographic structure of the materials which 
can deteriorate the electronic functions by a band 
gap modification of semiconductors. 
In this study, a cooled CdHgTe-based infrared 
(IR) detector architecture is considered. This tech- 
nology using the properties of CdHgTe is subjected 
to  significant  international  competition  requiring 
high research efforts in this area. Thus, the current 
development aims at increasing the pixel density of 
the  detection  circuit  in  order  to  evolve  towards 
better resolution for large detector applications. 
Several complications occur in the assembly due to 
the temperature gradient (ambient to 77 K) as the 
CdHgTe chip warpage induces residual stresses and 
can lead to cleavage failure. This issue is mainly due 
to the difference in mechanical properties and the 
high expansion coefficient mismatch between the
various layers: the CdHgTe detection circuit can be
assimilated to a thin film compared to the silicon
substrate.1 The main motivation of this work is to
better understand the apparition of failure in the
CdHgTe detection circuit by quantification of the
residual stresses induced by the manufacturing
process and then upon cooling, because they are
known to have a strong impact on the service
reliability. A few authors have made some experi-
mental measurements to quantify the strain
induced in epitaxy-grown CdHgTe, but none on
complete multilayer assemblies.2,3 Finite element
modellings have been rather widely used in order to
predict the appearance of stresses under thermal
loadings.4,5 However, the material properties are
not well known, especially at low temperature
(elastic constants, thermal expansion coefficient),
and the complexity of electronic assemblies imposes
many assumptions in order to obtain accept-
able computing times. The different layers including
single crystals are usually assumed to be isotropic
and to limit the number of elements in 3D models,
most authors propose to replace the interconnection
layer by a homogeneously equivalent material.6
This alternative method is efficient at decreasing
the computing time and modelling the whole assem-
bly, but only average stress values are obtained and
it is impossible to show a stress gradient in each
layer and to understand why the cracks initiate
rather in the chip corners.
To overcome this uncertainty, x-ray diffraction
(XRD) has been used to quantify the residual
stresses in the different layers at room temperature
after processing and after cooling at working tem-
perature (77 K), by measuring the evolution of the
lattice strain. The first works on stress analysis for
single crystals by XRD were carried out by Imura in
1960; then this method was improved by Ortner by
introducing a metric tensor which links measured
interplanar spacings to the strain tensor.7,8 Few
studies using this method are referenced in the
literature: nevertheless, it is possible to mention the
work on the martensitic transformation in single-
crystalline shape memory alloy or the study of
stress generation in a shot-peened superalloy.9,10
EXPERIMENTAL PROCEDURE
The investigations have been carried out on a chip
stacking corresponding to a structure used in the IR
detection field. The test vehicle of this work is a
30 lm pitch 320 9 256 I/O pixels (15 9 10 mm2) IR
focal plane array. The architecture is presented in
Fig. 1: a CdHgTe thin layer (detector circuit) is
interconnected to a silicon substrate (readout cir-
cuit) by indium solder bumps with an epoxy under-
fill. These indium bumps are aligned parallel/
perpendicular to the edges of the detection circuit,
leading to an orthotropic arrangement. The crystal-
lography of the layers is also described in Fig. 1; the
CdHgTe and the silicon circuits are two single
crystals (111) and (100) respectively oriented.
The complete manufacturing steps are described
in some papers.11 Four main steps can be high-
lighted: the indium bump deposit on the silicon
circuit, the hybridisation of the CdHgTe detection
circuit, the underfilling step, and to finish, the
detection circuit thinning. During the hybridisation
process, the assembly is subjected to a thermal load
over 430 K (indium’s melting temperature) which
may impact the assembly reliability in a critical
way. Then both mechanical and chemical polishings
of the detector circuit are performed to keep the
active detection CdHgTe layer very thin compared
to the thickness of the silicon circuit.
Finally, this IR detector technology requires
cryogenic working conditions (cold finger) to achieve
maximum sensitivity. An experimental approach
using the Ortner method has been considered to
quantify the stresses present at room and operating
temperature (77 K) in the two superimposed single-
crystal layers of CdHgTe and silicon. Contrary to
polycrystalline materials, the diffraction phe-
nomenon in single crystals occurs only for particular
orientations of the sample. The first step of the
Ortner method is to determine the crystallographic
orientation of the sample through a pole figure in
order to be able to place the set up in Bragg’s
geometric conditions. The position of each (hkl)
plane of the studied family corresponding to a
combination of u (azimuth) and w (tilt) angles are
computed and optimised directly with the machine.
Then, each (hkl) diffraction peak is acquired in a 2h
range. The inter-reticular spacings dhkl are directly
calculated thanks to Bragg’s law:
k ¼ 2  dhkl  sinðhÞ
with k as the x-ray wavelength, h as the incident/
diffracted beam angle and dhkl as the interplanar
spacing of the considered {hkl} planes. At least six of
their values are necessary to conduct the following
calculation approach, but to obtain the most accu-
rate values possible, it is in practice advisable to
work on 12–24 multiplicity planes. The crystal
strain tensor is directly determined with the
strained crystal metric tensor containing the
deformed lattice parameters as shown in the fol-
lowing expression for a cubic crystal:
2a2  eij ¼ gij  a2  dij
with a as the lattice parameter, eij as the strain, gij
as the strain tensor, dij as the Kro¨necker symbol
with dij = 1 when i ¼ j and dij = 0 when i 6¼ j.
In the reciprocal space, the metric tensor associ-
ated with the reciprocal basis is twice contravariant
(noted gij). Strains are assumed to be infinitesimal
and can be calculated as follows:
eij ¼ dij  a
2  gij
2
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As the strain tensor is expressed in an orthonor-
mal basis, its covariant and contravariant compo-
nents are equal (eij = eij). The metric tensor
components are solved with a multilinear regression
of the equations given by
d2hkl ¼ gij  ai  ai
with dhk as the interplanar spacing of the {hkl}
planes considered, gij as the strain tensor and ai
(i = 1–3) as the hkl node coordinates of the recipro-
cal lattice.
The stress values are calculated thanks to the
generalised Hooke’s law which links the stress
tensor components to the strain tensor components
ekl:
rij ¼ Cijkl  ekl
with Cijkl as the elastic constants. To minimize the
uncertainty on the undeformed material lattice
parameter, a direct determination of this value is
possible with the assumption
rzz ¼ 0
with rzz as the stress component along the direction
perpendicular to the surface of the sample. This
assumption is justified by the low x-ray penetration
depth (a few microns) in the material.
The experiments were performed on a four-
circle diffractometer Seifert XRD 3003PTS
equipped with an 1D scintillation counter
detector, a post-sample monochromator and Soller
slits to limit the axial divergence of the diffracted
beam (Fig. 2).
The sample was placed on an xy table allowing a
translation of 50 mm in the two directions to
perform mappings. Two different x-ray sources
were selected for the analysis of CdHgTe and
silicon due to their respective lattice parameters.
To obtain accurate results, two main criteria were
considered:
 A diffraction angle 2h near 150 in order to
minimise the uncertainties on the strain mea-
surements and the calculated stresses.
Fig. 1. Architecture of the assembly with the crystallographic structure of each layer.
1D detector
xy table
Sample
2
X-ray tube
Fig. 2. Four-circle diffractometer kinematics.
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 Diffracted planes {hkl} with high multiplicity (at
least 12) and a sufficient diffracted intrinsic
intensity.
Moreover, to analyse the silicon readout circuit, an
x-ray penetration computation was conducted: the
x-rays had to pass through the CdHgTe layer and
the indium solder bump field above.
According to these considerations, iron
(k = 1.9360 A˚) and copper (k = 1.5406 A˚) x-ray
sources were selected for CdHgTe and silicon,
respectively (Table I). At room temperature, a
0.5 mm collimator was used for the CdHgTe anal-
ysis (average stress though the thickness), whereas
for silicon, the loss of signal due to going through
the CdHgTe and interconnection layers led to the
use of a larger collimator, 1 mm in diameter, to
obtain sufficient intensity and great peak definition
(near-surface stress considered).
The Cijkl elastic constants used for stress calcula-
tion are presented in Table II. It should be noted
that no values exist in the literature for CdHgTe
because it is very brittle and complicated to char-
acterize. Due to the small difference between the
elastic properties of CdTe and HgTe, authors com-
monly use the values of CdTe.
RESULTS AND DISCUSSION
At room temperature, several profiles were then
realised considering various points in the CdHgTe
chip and in the silicon circuit. For each w angle, the
penetration depth corresponds to the entire thick-
ness of the CdHgTe layer with the iron tube;
however, it is more difficult to evaluate for the
silicon circuit with the copper source due to the
CdHgTe layer which attenuates the incident beam
and the diffracted x-rays, but only the extreme
surface is expected to be analysed (among 1–2 lm).
Only the Ka1 peaks are here considered and fitted to
determine the 2h values for stress calculation, but it
has been verified that the computation with the Ka2
fits gives similar results; all peaks have been fitted
with a Gaussian function. Figure 3 presents three
stress tensors obtained in the middle, in the corner
and along the diagonal of the CdHgTe chip.
These measures show low shear stress values
which can be linked to the geometric symmetries of
the assembly. On the contrary, differences appear
when considering rxx and ryy values: whereas the
center of the chip is low stressed (almost stress-
free), a compressive biaxial stress state exists in the
chip corner. In order to better understand the
strain/stress repartition, strain/stress XRD analy-
ses have been carried out along several directions of
the CdHgTe chip (Fig. 4b): two half diagonals and
one half width of the detection circuit.
The results show a significant stress gradient,
with all the chip borders analysed and under higher
stress than the center; the compressive values
increase gradually from the center to the border in
all directions (minimum: 30 MPa). Industrially, it
is often observed that the crack occurs at the chip
corner after the last manufacturing step corre-
sponding to the chemical mechanical thinning of
the chip. Similar analyses have been conducted in
the silicon circuit. As for the CdHgTe circuit, shear
stresses are relatively low. Figure 4c presents the
evolution of stress along x and y axes in the silicon.
The surface of silicon in contact with the intercon-
nection layer presents tensile stress values quite
scattered from 4 MPa to 43 MPa for rxx and from
8 MPa to 41 MPa for ryy. It is to be noted that stress
analyses before hybridization of the detection circuit
have also been conducted in silicon at room tem-
perature and similar values have been obtained.
To then perform XRD measurements on the IR
device at low temperature, a specific cryostat has
been designed (Fig. 5a) and adapted on the
goniometer. The sample is fixed on a copper part
cooled with an internal constant liquid nitrogen
flow. A half-sphere partially transparent to x-rays
placed above the sample and a vacuum circuit
protect the system against ice formation. This
geometry allows an optimal accessibility of the
incident/diffracted beam for a great number of u/w
configurations. The x-ray signal loss due to the
sphere is about 80%: this unfortunately excludes the
possibility of analysing the silicon below the
CdHgTe chip in the cryostat, which is why only
the CdHgTe detection circuit has been investigated
for the following experiments at low temperature.
In order to obtain more signal, a 1 mm collimator
diameter was used and the {620} planes were
selected for the analysis (2h = 142.6) because of
their higher diffracted intrinsic intensity. The
cryostat dimensions required the xy table to be
removed from the diffractometer which explains
Table I. XRD parameters for the analysis of both
CdHgTe and silicon layers
CdHgTe
layer
Silicon
layer
X-ray source Iron Copper
Wavelength (A˚) 1.936091224 1.540601063
Crystallographic planes {533} {533}
Diffraction angle 2h () 158.2 136.9
Collimator diameter (mm) 0.5 1
Table II. Cijkl elastic constants of CdTe and silicon
References C11 C12 C44
Temperature
(K)
CdTe 12 53.51 36.81 19.94 298
13 56.2 39.3 20.6 77
Silicon 14 165.64 63.94 79.51 293
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why only two locations in the chip were
investigated.
To be able to compare ambient and cryogenic
temperature stress values, XRD analyses were
carried out at the same chip locations for both
temperatures (CdHgTe centre and corner). It was
first showed that when using the low-temperature
set up, the stress values were a little different at
293 K, especially in the centre of the CdHgTe chip
(Figs. 3 and 5c). The variations could be explained
by the high x-ray absorption of the half sphere made
of polyethylene: it was not possible to obtain any
signal for the silicon below anymore and the contri-
bution of the extreme surface of the CdHgTe was
supposed to be increased. This surface underwent
both mechanical and chemical polishings which
tend to induce compression stress. A significant
diffraction peaks shift was then observed for the
same diffracting plane (hkl) at room temperature
and under cryogenic conditions (Fig. 5b): this dis-
placement was the result of the lattice contraction
and the increasing strains in the CdHgTe layer,
corresponding to a lattice parameter variation of
about 5 9 103 A˚. Figure 5c presents the stress
tensors obtained at room temperature and at 77 K.
The evolution is similar for the two locations
analysed: a biaxial tensile state occurs at low
temperature in the CdHgTe circuit, with maximal
stress values around 30 MPa in the corner. This
thermally induced tensile stress state is due to the
influence of the silicon substrate below which is
thicker and retracts about twice less than the
CdHgTe layer, due to the expansion mismatch of
the two materials (Table III).
Today, it is known that tensile values are very
unfavourable to the reliability of mechanical pieces.
Previous work on InSb-based IR detectors has
already shown tensile stress values induced in a
thin InSb detection layer considering a similar
architecture at low temperature (60 MPa at
100 K).17 The mechanical properties of CdHgTe
are not well known but the yield stress can vary
from 12 MPa to 50 MPa at room temperature
depending on the quantity of Zn that diffused from
the CdZnTe epitaxial substrate before thinning (it
has been removed during elaboration); moreover, it
has very low plasticity.18 For this material, the
residual stress values measured are therefore sig-
nificant; they are higher in the corners than in the
centre of the chip which can be partly linked to the
curvature of the detection circuit. Indeed, several
numerical finite element studies on CdHgTe detec-
tor architecture report that this curvature increases
at low temperature due to the difference in the
Fig. 3. Stress tensors obtained in the CdHgTe chip analysed at room temperature (all values in MPa).
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coefficients of thermal expansion for the materials
considered;19 this work also reports that the Von
Mises stress values are higher in the CdHgTe edges
at cryogenic temperature, which is in agreement
with the experimental results here presented. These
high values can explain why cleavage fracture
mostly occurs in these zones, as it can be experi-
mentally observed. On the contrary, the silicon
single crystal has a yield stress greater than
130 MPa, so that the measured stress values
around 40 MPa are relatively low.
CONCLUSION
This work has shown that XRD is an efficient tool
for stress determination at room and low tempera-
tures in a multilayer electronic assembly. Both the
thin CdHgTe detector and the silicon readout
(a)
(b)
(c)
Fig. 4. (a) Analysed points in the detector (b) rxx and ryy values in the CdHgTe chip at room temperature (c) rxx and ryy values in the silicon
substrate at room temperature.
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circuits of an IR detector have been analysed. At
293 K, stresses appear to be positive in the silicon
layer and negative in the CdHgTe layer, with the
border close to 30 MPa. At 77 K, a tensile biaxial
stress state is then observed in the CdHgTe layer,
with a maximum of about 30 MPa in the corners.
This value is relatively high considering the yield
stress of CdHgTe and shows the direct influence of
the difference in expansion coefficients of the mate-
rials used in IR detectors, which can lead to high
stress values close to failure upon cooling in these
zones. In order to obtain similar results with stress
gradients in the CdHgTe layer using finite element
methods, it would be interesting to model com-
pletely the solder bumps field and to see the
influence of several parameters such as the
dimensions of the chip or the crystallographic
orientation of the single crystals.
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